Home > Product Center > Logic Devices > 74 Series > 74HC16174 Series

74HC16174 Series

四位二进制同步计数器（异步清除

符合欧盟最新环保标准，已通过ROHS认证及REACH指令，绿色环保无铅产品。

74HC16174 Series Product Details

The 74HC161 is a synchronous presettable binary counter with an internal look-head carry. Synchronous operation is provided by having all flip-flops clocked simultaneously on the positivegoing edge of the clock (CP). The outputs (Q0 to Q3) of the counters may be preset HIGH or LOW. A LOW at the parallel enable input (PE) disables the counting action and causes the data at the data inputs (D0 to D3) to be loaded into the counter on the positive-going edge of the clock. Preset takes place regardless of the levels at count enable inputs (CEP and CET). A LOW at the master reset input (MR) sets Q0 to Q3 LOW regardless of the levels at input pins CP, PE, CET and CEP (thus providing an asynchronous clear function). The look-ahead carry simplifies serial cascading of the counters. Both CEP and CET must be HIGH to count. The CET input is fed forward to enable the terminal count output (TC). The TC output thus enabled will produce a HIGH output pulse of a duration approximately equal to a HIGH output of Q0. This pulse can be used to enable the next cascaded stage.

Features

Complies with JEDEC standard no. 7A

CMOS input levels Synchronous counting and loading

2 count enable inputs for n-bit cascading

Asynchronous reset

Positive-edge triggered clock

ESD protection:HBM JESD22-A114F exceeds 2000 VMM JESD22-A115-A exceeds 200 V

Multiple package options

Specified from -40 °C to +85 °C